A nanoelectronics research institute has announced that it has made significant progress with its 3D-SIC (3D stacked IC) technology. Scientists recently demonstrated the first functional 3D integrated circuits obtained by die-to-die stacking using 5µm Cu through-silicon vias (TSV). The next step is to further develop 3D SIC chips on 200mm and 300mm wafers.