Microelectronics: Two at a time

A new design reduces the areal footprint of nanowire transistors by a factor of two. Scientists have now integrated two transistors onto a single vertical silicon nanowire, pushing the areal density limit of nanowire transistors even further.